Search results

  • Full text

  • Document type

    • Publication year

  • Organisation

Results: 59
Number of items: 59
  • Open Access
    Bernard, T., Bousias, K., Guang, L., Jesshope, C. R., Lankamp, M., van Tol, M. W., & Zhang, L. (2008). A general model of concurrency and its implementation as many-core dynamic RISC processors. In W. Najjar, & H. Blume (Eds.), 2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation: IC-SAMOS 2008, July 21-24, 2008, Samos, Greece : proceedings (pp. 1-9). IEEE. https://doi.org/10.1109/ICSAMOS.2008.4664840
  • Open Access
    Vu, T. D., Zhang, L., & Jesshope, C. (2008). The verification of the on-chip COMA cache coherence protocol. In J. Meseguer, & G. Roşu (Eds.), Algebraic Methodology and Software Technology: 12th International Conference, AMAST 2008 Urbana, IL, USA, July 28-31, 2008 : proceedings (pp. 413-429). (Lecture Notes in Computer Science; Vol. 5140). Springer. https://doi.org/10.1007/978-3-540-79980-1_31
  • Open Access
    Jesshope, C. (2008). Operating systems in silicon and the dynamic management of resources in many-core chips. Parallel Processing Letters, 18(2), 257-274. https://doi.org/10.1142/S0129626408003375
  • Hasasneh, N., Bell, I., & Jesshope, C. (2007). Asynchronous arbiter for micro-threaded chip multiprocessors. Journal of Systems Architecture, 53(5-6), 253-262. https://doi.org/10.1016/j.sysarc.2006.10.004
  • Vu, T. D., & Jesshope, C. R. (2007). Formalizing SANE Virtual Processor in thread algebra. In M. Butler, M. G. Hinchey, & M. M. Larrondo-Petrie (Eds.), ICFEM 2007 (pp. 345-365)
  • Zhang, L., & Jesshope, C. R. (2007). On-Chip COMA Cache Hierarchy for Microthreaded Architecture. In Proceedings of the 13th Annual Conference of the Advanced School for Computing and Imaging (ASCI)
  • Bernard, T. A. M., Jesshope, C. R., & Knijnenburg, P. M. W. (2007). Strategies for compiling μTC to novel chip multiprocessors. In S. Vassiliadis, M. Bereković, & T. D. Hämäläinen (Eds.), Embedded Computer Systems: Architectures, Modeling, and Simulation: 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings (pp. 127-138). (Lecture Notes in Computer Science; Vol. 4599). Springer. https://doi.org/10.1007/978-3-540-73625-7_15
  • Bernard, T., Jesshope, C. R., & Knijnenburg, P. M. W. (2006). Microthreading: model and compiler. In K. De Bosschere (Ed.), Proceedings of Advanced Computer Architecture and Compilation for Embedded Systems, ACACES 2006 (pp. 101-104). Academia Press. http://staff.science.uva.nl/~tbernard/images/papers/acaces-2006.pdf
  • Jesshope, C. R. (2006). Microthreading, a Model for Distributed Instruction-level Concurrency. Parallel Processing Letters, 16(2), 209-228.
  • Hasasneh, N., Bell, I., & Jesshope, C. R. (2006). Scalable and Partitionable Asynchronous Arbiter for Micro-threaded Chip Multiprocessors. In Proc. of Architecture of Computing Systems (ARCS 2006) (pp. 252-267)
Page 5 of 6