Optimizing Lattice-based Post-Quantum Cryptography Codes for High-Level Synthesis
| Authors |
|
|---|---|
| Publication date | 2022 |
| Host editors |
|
| Book title | 2022 25th Euromicro Conference on Digital System Design |
| Book subtitle | DSD 2022 : 31 August-2 September 2022, Maspalomas, Spain : proceedings |
| ISBN |
|
| ISBN (electronic) |
|
| Event | 2022 25th Euromicro Conference on Digital System Design |
| Pages (from-to) | 777-784 |
| Number of pages | 8 |
| Publisher | Piscataway, NJ: IEEE Computer Society |
| Organisations |
|
| Abstract |
High-level synthesis is a mature Electronics Design Automation (EDA) technology for building hardware design in a short time. It produces automatically HDL code for FPGAs out of C/C++, bridging the gap from algorithm to hardware. Nevertheless, sometimes the QoR (Quality of Results) can be sub-optimal due to the difficulties of HLS in handling general-purpose software code. In this paper, we explore the current difficulties of HLS while synthesizing Lattice-based Post-Quantum Cryptog-raphy (PQC) algorithms. We propose code-level optimizations to overcome the limitations of high-level synthesis increasing the QoR of generated hardware. We analyzed and improved the results for the algorithms competing in the 3rd round of the NIST standardization process. We show how, starting from the original reference code submitted for the competition, original performance and resource utilization can be improved, in some cases with a speedup factor up to 200\times or an area reduction of 80%. |
| Document type | Conference contribution |
| Language | English |
| Published at | https://doi.org/10.1109/DSD57027.2022.00109 |
| Other links | https://www.scopus.com/pages/publications/85146689725 |
| Permalink to this page | |