A fault tolerance framework in a concurrent programming environment
29 October 2014
Number of pages
Faculty of Science (FNWI)
Informatics Institute (IVI)
As CMOS technology scales ever further, multi-core processors are becoming mainstream both in research and industry. However,
the system vulnerability is increasing due to tighter design margins and greater susceptibility to interference, both caused
by smaller feature size, lower power supply voltage, higher frequency, greater hardware complexity and more transistors per
processor. Meanwhile, concurrent programming environment has emerged, a general designation for the norms in the exploitation
of systems with multi-core processors, which is widely believed to be the main approach for gaining scalable performance improvement
from multi-core systems based on parallelism exploitation and resource scheduling. In this dissertation, we specifically explore
the construction of a fault tolerance framework in a concurrent programming environment. During this process, we investigate
the features of a concurrent programming environment. With this knowledge, we design a cross-layer, flexible, low-overhead
fault tolerance framework including fault detection, and recovery, as well as fault injection for its evaluation. The proposed
fault tolerance framework targets the general paradigm of concurrent programming environments, and is evaluated and implemented
in a specific platform, i.e., the Microgrids.
Research conducted at: Universiteit van Amsterdam
If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let
the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible
and/or remove it from the website. Please Ask the Library, or send a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands.
You will be contacted as soon as possible.