- Resource-agnostic programming for many-core microgrids
- 4th Workshop on Highly Parallel Processing on a Chip (HPPC 2010), Ischia, Naples, Italy
- Book/source title
- (Hand-out) proceedings of the 4th Workshop on Highly Parallel Processing on a Chip (HPPC 2010), Ischia, Naples, Italy
- Pages (from-to)
- Document type
- Conference contribution
- Faculty of Science (FNWI)
- Informatics Institute (IVI)
Many-core architectures are a commercial reality, but programming them efficiently is still a challenge, especially if the mix is heterogeneous. Here granularity must be addressed, i.e. when to make use of concurrency resources and when not to. We have designed a data-driven, fine-grained concurrent execution model (SVP) that captures concurrency in a resource-agnostic way. Our approach separates the concern of describing a concurrent computation from its mapping and scheduling. We have implemented this model as a novel many-core architecture programmed with a language called µTC. In this paper we demonstrate how we achieve our goal of resource-agnostic programming on this target, where heterogeneity is exposed as arbitrarily sized clusters of cores.
If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library, or send a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible.