faculty: "FNWI" and publication year: "2006"
| Author||Mark X. Makkes|
|Title||Reducing power consumption of the Branch Target Buffer|
|Supervisors||P. Knijnenburg, A. Pimentel|
|Faculty||Faculty of Science|
|Institute/dept.||FNWI: Instituut voor Informatica|
|Programme||FNWI BSc Informatica|
|Abstract||Branch prediction has enabled microprocessors to increase instruction level parallelism by allowing programs to speculatively execute beyond control boundaries. Although speculative execution is essential for increasing performance, it does come at a price. This price is not only a large amount of unnecessary energy and work as the result of wrong-|
path instructions entering the pipeline due to branch misprediction, but also the energy consumption of the complete structure. Power constraints within embedded processors are increasingly becoming the critical component of the design of these systems. This thesis focuses on power dissipation of one the largest power consuming structures within (embedded) processors, the Branch Target Buffer, by introducing new ways based on traditional branch prediction methods to reduce power dissipation.
|Document type|| scriptie bachelor|
Use this url to link to this page: http://dare.uva.nl/en/scriptie/447045
Contact us about this recordNotify a colleague
Add to bookbag